Circuit design of a dual-versioning L1 data cache

Circuit design of a dual-versioning L1 data cache for optimistic concurrency

DynAMO: Improving Parallelism Through Dynamic Placement of Atomic Memory Operations

artículo científico publicado en 2023

EazyHTM

Exploiting Vector Code Semantics for Efficient Data Cache Prefetching

artículo científico publicado en 2024

Novel SRAM bias control circuits for a low power L1 data cache

article